Abstract-This paper proposes a novel topology for Electrical Vehicles and Plug-in Hybrid Electrical Vehicles with controllable power factor with 3-phase input and unity power factor with single phase input. The proposed on-board topology provides bidirectional power flow to/from the grid, low weight, low volume, and isolation. A control scheme is devised and a complete simulation of power control is performed over varying loads, varying input voltages, three phase or single phase input, and switching schemes. Simulation results are presented that demonstrate the ability to control power flow and synthesize the grid currents to be sinusoidal.
I. INTRODUCTION
The power available, if every car was pluggable, is much larger than the current generation capacity [1] . In Electric and hybrid-electric vehicles, Vehicle-to-grid (V2G) is an emerging and promising technology. Vehicle-to-grid is the concept of supplying power to the grid. In a typical V2G scenario a pluggable vehicle owner will charge the battery during the night and in the morning drive to work and plug the vehicle into the grid. The vehicle will charge or discharge depending on the grid load conditions. Vehicle-to-grid provides power to point of load, power for peak load demand, and a distributed power architecture. The advantage of a distributed architecture is its ability to supply power when needed [2] . Without building any new power plants, it is possible to supply the increasing energy demand solely with Vehicle-to-Grid and since the U.S. electric power infrastructure is not uniformly utilized during the day, [3] therefore capacity is available for V2G.
There are several proposed topologies for on-vehicle AC-DC chargers [4] - [9] , but they all lack bidirectional power flow. The topologies must be bidirectional in order to be used for V2G. A single phase bidirectional ac-dc converter was proposed in [10] . This converter lacks the ability to accept 3 phase input and also has a bulky line frequency transformer. Another single phase converter was proposed in [4] has power factor correction but lacks true bidirectional capability with the grid and only accepts single phase input. The converter proposed in [11] is a bidirectional converter with simple control but only accepts single phase and lacks isolation. In this paper, a novel circuit is proposed with bidirectional capability, single or three phase input, power factor correction for single phase input, controllable power factor for three phase input, isolation and voltage matching with high frequency transformer that offers low volume, weight and cost. Power control is investigated and derived for the proposed converter with single phase and three phase inputs. In Section II, theory and analysis are presented on single phase and three phase cases. Simulation results for both cases are also presented. Section III summarizes the analysis of the converter and concludes with new areas to investigate on the converter.
II. ANALYSIS

A. Single Phase Input
The input to the matrix converter in Fig. 1 is a sine wave of frequency f 1 and magnitude of V s . The matrix converter has two states in the single phase input case, v s connected across the transformer v AB or −v s across v AB . The matrix converter alternates between these two states at a frequency of f 2 . The output of the matrix converter is shown in (1). All six switches, S aA , S bA , S cA , S aB , S bB , S cB are four quadrant switches and because the input is single phase, the switches S cA and S cB are not used. Fig. 2 shows the output of the matrix converter for illustrative purposes. For preliminary analysis the transformer is assumed to be ideal, therefore v 1 (t) = v AB (t). The output of the halfbridge, v 2 (t), produces a square wave of magnitude V c , at a
Fig. 1. Single Phase System
978-1-4244-6551-4/10/$26.00 ©2010 IEEE frequency of f 2 . In order to do power control, v 2 (t) is phase shifted from v 1 (t) by θ(t). The square wave v 1 (t) magnitude varies from zero to V s in a cycle of f 1 but the magnitude of v 2 (t) is fixed to V c . The voltage v 2 (t) produced by the half bridge has to match the magnitude of v 1 (t) in any half cycle of f 2 . In order to match the varying voltage magnitude of v 1 (t), the width of the square wave v 2 (t) produced by the half bridge has to be proportional to the magnitude of v 1 (t). Adjusting the width of v 2 (t), essentially the duty ratio, is done by phase shifting the second leg from the first leg in the half bridge. The phase shift φ(t) controls the width of square wave produced by the half bridge. The output of the half-bridge v 2 (t) is shown in (2) and Fig. 2 .
As a simple exercise, if θ(t) = 0 and φ(t) = 0, then the sign waves add and the output is a sign wave of magnitude V c , on the other hand if φ(t) = π 2 then the sign waves cancel each other and the output is zero. The width of the square wave can now be controlled as a duty ratio from 0 to 1 width by controlling φ(t) from
is governed by (3) and if V s < V c , φ(t) has to be reduced by a factor of Vs Vc as shown in (4) . Fig. 2 shows v 1 (t) and v 2 (t) for phase shift θ(t) = 0 and V c = V s . During any half cycle of f 2 , the average voltage of v 2 (t) will match the average voltage of v 1 (t). In Figure  2 , there is no power flow due to the matching voltages and θ(t) = 0. The matching of the average voltages each subcycle of f 2 allows the power flow to be controlled by θ(t). A power controller must be designed to control θ(t).
1) Power Controller Design:
The power controller is designed using the power systems analogy [12] shown in Equation (5) . Note that in power systems the two voltage waveforms are sine waves but in this topology the two voltage waveforms are square waves, therefor in this analysis only the fundamental component is taken into consideration. The control block diagram for the system is shown in Fig. 3 . The system is linearized around a small perturbation to θ in (6), (7), (8) , and (9). A simple proportional-integral controller is designed for the linearized plant (9) shown in Fig. 4 . In Fig.  4 , V 1 is taken as the peak input voltage, V s , V 2 is taken as V c , and θ is taken as 60-70. To make the current sinusoidal and in phase with V s , the power reference command is multiplied by sin 2 (2πf 1 t). The actual power must be calculated to compare against the generated reference. The actual power is calculated by multiplying the current i b by the capacitor voltage, V c , and integrating that product over one switching cycle, f 2 . The controller gains, k i and k p shown in Fig. 4 , are designed to 
make the bandwidth to be less than the switching frequency f 2 . 
2) Power Plant Error:
The power control loop is designed around a plant in which two constant amplitude sine waves are phase shifted in order to control power flow. Contrary to the power systems case, the proposed converter produces square waves and because of the single phase input the magnitude of the square waves depend on the input voltage at that time. Since there are distinct differences between the plant used to design the controller and the proposed system, the error between these two is explored. Three power flows are investigated: 1st harmonic sine wave power flow, square wave power flow and the power flow of the actual system. First the average power transfered by the first harmonic of the square waves is calculated by (10) . The first harmonic of v 1 is a sine wave of magnitude 4 π 170 and the first harmonic of v 2 is a sine wave of magnitude 4 π 170 cos φ. The power is calculated for various φ from 10 to 80 degrees in steps of 10 degrees. Next the average power transfered is calculated for the square wave case by (11) [13] - [15] .
v 1 is a square wave with magnitude 170 cos φ and v 2 is governed by (2) . For a given φ, the power is calculated for all phase shifts. Lastly the power flow of the actual system is calculated by simulation for all θ and φ from 10 to 80 degrees in steps of 10 degrees. The difference of the actual power flow from the 1st harmonic power flow and square wave power flow will give insight into the accuracy of the control model. The error of the 1st harmonic power flow model is calculated in (12) and shown in Fig. 5a , and the error of the square wave power flow is calculated in (13) and shown in Fig. 5b . 
The error of both models is contained between -0.35 perunit and 0.2 per-unit and therefore we can conclude that even though the error is not minimal, the error is small enough that PI controller with a robust design will take care of it.
3) Voltage Controller Design: In Fig. 8 , the outer loop is designed to be a voltage controller. The plant is linearized around the operating point as shown in (14) . The design is cascaded so the outer voltage loop will be slower than the inner power loop and therefor one can safely assume the power stage as unity. A proportional-integral controller is selected and the gains are calculated to set the desired crossover frequency. The outer loop is usually designed to be less than the bandwidth of the inner loop but since the power command is multiplied by sin 2 (2πf 1 t), the outer loop bandwidth will have to be designed to be less than f 1 [16] .
4) Simulation: Fig. 1 is simulated with the aforementioned cascaded control design. The circuit parameters are shown in Table I and the transformer is considered ideal, with no magnetizing inductance and a turns ratio of 1:1. The inner power loop crossover frequency is set to 1kHz, and the outer voltage loop crossover frequency is set to 12Hz. The converter is given a step voltage command from 300V to 315V at 300ms. The power and voltage responses are plotted in Fig. 6a and Fig.  6b . The power plot shows the response jump up during the step change while still retaining its sin 2 (2πf 1 t) shape. Similarly the voltage plots shows the response with the unfiltered 2f 1 harmonic on top of it. The results show that the converter can be controlled using a simple cascaded power control design. Steady state was also analyzed for a 1000W load and a 5000W load. The input current under steady state for the 1000W load is plotted in Fig. 7a and for a 5000W load the current is plotted in Fig. 7b . The input current plotted is after an LC filter and it is observed that the converter is drawing sinusoidal current, in-phase with the input source. The small lag in the current is due to the LC filter and can be adjusted. There is also some noticeable higher order harmonics present in the current. Reducing the higher order harmonics is the subject of further research and will not be considered here. The cascaded controller design demonstrates the ability to control the power and voltage during dynamics, and also provide sinusoidal inphase current during steady state.
B. Three Phase Input
The converter with three-phase input is setup as shown in Fig. 9 . All six switches, S aA , S bA , S cA , S aB , S bB , S cB are four quadrant switches. Only one switch in the top row and bottom row of switches can be on at a time, and therefore there are 9 states available to utilize with the 3 input, 2 output matrix converter. The input of the matrix converter is connected to 3-phase AC and the output of the matrix converter is connected to a 2-terminal high frequency transformer. The matrix converter switches three-phase voltage to high frequency AC. Fig. 9 . Three Phase System
The output of the matrix converter produces a square wave of frequency f 2 across V AB .
1) Matrix Converter PWM Generation:
The matrix converter PWM signals can be generated by comparing duty ratios against a carrier [17] - [19] . In this topology, each of the 9 switches is assigned a duty ratio according to [20] , [21] . The duty ratios before inversion are shown in Fig. 10 . The duty ratios of each switch are compared against a triangle wave to generate the PWM. The carrier triangle wave is at twice the frequency of f 2 and the PWM generation process is depicted in Fig. 11 . S a A is one when d aA is greater than the triangle wave and 0 otherwise, S cA is 1 when d aA + d bA is less than the triangle wave, and S bA is generated by XOR S aA and S cA . The end result of the PWM generation is a square wave with average magnitude (16) and v 2 (t) follows (17) . The preceding equations adjust the width of the square wave v 2 (t) by the ratio of V c and V a to ensure that the average voltage of v 2 (t) is equal to v 1 (t) in any half cycle of f 2 . This also ensures that zero power flows when θ is zero. Now that the preceding framework is in place for v 1 (t) and v 2 (t), its time to consider how to control θ(t).
2) Power Control: Similar to the single-phase setup, the first control loop is designed to be a power controller. The current i b is integrated for one cycle, f 2 , and multiplied by the bus voltage to obtain the power transfered in that cycle. That power is then compared against the reference power and the Fig. 13 . Three Phase Power Controller error is fed into a PI Controller. The PI Controller is designed by linearizing around the operating point as previously shown in equation (9) . It is important to note the assumption in the plant is that only the fundamental component of power flows. Although this assumption does not include higher order harmonics, it is a good approximation and starting point for analysis. The controller loop in Fig. 13 is designed to have the bandwidth to be less than f 2 . V s is taken as 2 V a . The power reference in three phase is not multiplied by sin 2 (2πf 1 t) contrary to the single phase case because the modulation scheme in [20] inherently produces current in phase with the input voltages.
3) Power Plant Error: As previously stated the Power controller is designed around a plant which assumes that the power flow is dependent on the phase shift of two sine waves, but in the actual circuit v 1 (t) is the square wave depicted in Fig. 12 with average magnitude of 255V, and v 2 (t) is a square wave shown in (17) . The error between the actual power flow of the circuit and the first harmonic power flow must be studied. The magnitude of the first harmonic of v 1 (t) is . The error is calculated by the difference of the first harmonic power from the actual power divided by the first harmonic power (12) . The error is shown in Fig. 14 . The black lines denote the extremes of error for the given θ over the range of φ and the gray area denotes all possible error given the range of θ and φ. The graph shows the error ranges roughly between -0.3 per-unit and 0.1 per-unit which shows that our assumption of 1st harmonic power flow is an acceptable model. The error can be zero by using a PI controller and implementing a robust design. Next an outer loop is added to control the voltage of the capacitor.
4) Voltage Control:
The voltage controller is designed to be much faster than the single-phase voltage controller because the output power reference does not need to be multiplied by sin 2 (f 1 t) [16] . The voltage controller is selected as a proportional integral type and is designed using the linearized Equation (14) as the plant. The gains of the PI controller are selected to put the crossover frequency at an acceptable level below the crossover frequency of the power loop.
5) Simulation Results:
The topology in Fig. 9 is simulated with the values in Table II . The voltage controller is given a step command from 400V to 500V at 50ms. The power response is plotted in Fig. 15a and the capacitor voltage is plotted in Fig. 15b . The results show that the controller design 
works and provides a fast response. Next the input voltage and current are analyzed in steady state for a 1000W load and a 5000W load. The current from the matrix converter is passed through and LC filter in order to filter out high order current harmonics and make the input current sinusoidal. The input current drawn from the grid for the 1000W load is plotted in Fig. 16a and plotted for the 5000W load in Fig. 16b . The input current is lagging the input voltage in steady state for both loads. The current is lagging because of the LC filter and can be adjusted by drawing leading power factor. The input current also contains some higher order harmonics which is observed in the simulation plots. These harmonics are undesirable and are the focus of future research. The simulation demonstrates a simple control strategy with minimal computation.
III. CONCLUSION
The proposed topology has the following advantages, bidirectional power flow, high frequency AC link, the ability to interface with single or three phase utility, unity power factor for single phase, controllable power factor in three phase, reduced weight and volume due to the high frequency AC link. All the properties are desirable for V2G applications. The topology with single phase input is simulated using the simple power controller design. The results of the simulation show sinusoidal input current in phase with the input voltage. The results also show the dynamics of the power and voltage loops. There are some low order harmonics present in the input current and actively reducing these is the subject of current research. The topology with three phase input is simulated with the controller design outlined in the previous section. The results show the controller responding to a step in voltage command. The current drawn from the source is sinusoidal and in phase with the input voltage. The input current contains some low order harmonics. Reducing the low order harmonics is being investigated. Hardware is being built to compare and contrast with the simulation results.
